Exploring Hierarchical, Cluster based 3D Topologies for 3D NoC
نویسندگان
چکیده
منابع مشابه
Performance Comparison of 3D NoC Topologies using Network Calculus
Nowadays, System-on-Chips (SoCs) designers are forced to integrate tens to hundreds of functional and storage blocks in a single die to implement emerging complex computation, multimedia and network services. The integration of huge degree of the blocks in a single die poses new challenge in designing the interconnect architecture of the blocks in SoCs. The traditional bus based interconnect in...
متن کاملAn investigation into Cluster-based topologies for 3D Networks-on- Chip
A candidate to acquire better performance and package density can be introduced as three-dimensional integrated circuits, which this is compared to traditional two-dimensional. More specifically, a significant performance is obtained for 3D architectures through integrating schemes of Networks-on-Chip and advantages of 3D ICs. Since through-silicon-via (TSV) enables efficient inter-layer commun...
متن کاملA hierarchical Convolutional Neural Network for Segmentation of Stroke Lesion in 3D Brain MRI
Introduction: Brain tumors such as glioma are among the most aggressive lesions, which result in a very short life expectancy in patients. Image segmentation is highly essential in medical image analysis with applications, particularly in clinical practices to treat brain tumors. Accurate segmentation of magnetic resonance data is crucial for diagnostic purposes, planning surgical treatments, a...
متن کامل3D IC 2-tier 16PE Multiprocessor with 3D NoC Architecture Based on Tezzaron Technology
HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau...
متن کاملMultiple Vdd on 3D NoC architectures
The communication problem is a challenge issue for Integrated Circuits (ICs), which usually becomes a bottleneck for performance improvement. Three-dimensional integration (3D), as well as network-on-chip (NoC), are two recent design approaches that promise to alleviate the consequences of interconnection degradation. This paper introduces a new methodology for powerefficient application mappin...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Procedia Engineering
سال: 2012
ISSN: 1877-7058
DOI: 10.1016/j.proeng.2012.01.905